View ISL90462_303768.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL90462
Single Volatile 32-tap XDCP
Data Sheet October 7, 2005 FN8230.3
Digitally Controlled Potentiometer (XDCPTM)
The Intersil ISL90462 is a digitally controlled potentiometer (XDCP). Configured as a variable resistor, the device consists of a resistor array, wiper switches, a control section, and volatile memory. The wiper position is controlled by a 2pin Up /Down interface. The potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the CS and U/D inputs. The device can be used in a wide variety of applications including: * LCD contrast control * Parameter and bias adjustments * Industrial and Automotive Control * Transducer adjustment of pressure, temperature, position, chemical, and optical sensors * Laser Diode driver biasing * Gain control and offset adjustment
Features
* Volatile Solid-State Potentiometer * 2-pin UP/DN Interface * DCP Terminal Voltage, 2.7V to 5.5V * Tempco 35ppm/C Typical * 32 Wiper Tap Points * Low Power CMOS - Active current, 25A max. - Supply current 0.3A * Available RTOTAL Values = 10k, 50k, 100k * Temperature Range -40C to +85C * Packages - 6 Ld SC-70, SOT-23 * Pb-Free Plus Anneal Available (RoHS Compliant)
Pinout
ISL90462 (SOT23, SC70) TOP VIEW
VDD
RH
GND
RW
U/D
CS
Ordering Information
PART NUMBER ISL90462WIE627-TK ISL90462WIH627-TK ISL90462UIE627-TK ISL90462UIE627Z-TK (See Note) ISL90462UIH627-TK ISL90462TIE627-TK ISL90462TIE627Z-TK (See Note) ISL90462TIH627-TK ISL90462TIH627Z-TK See Note) PART MARKING AJS AKB AJU DEI AKD AJT DEG AKC DEH 100 50 RTOTAL (K) 10 TEMP RANGE (C) -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 PACKAGE (Tape and Reel) PKG. DWG. # 6 Ld SC-70 6 Ld SC-70 (Pb-free) 6 Ld SOT-23 6 Ld SOT-23 (Pb-free) 6 Ld SC-70 6 Ld SC-70 (Pb-free) 6 Ld SOT-23 6 Ld SOT-23 (Pb-free) 6 Ld SC-70 6 Ld SC-70 (Pb-free) 6 Ld SOT-23 6 Ld SOT-23 (Pb-free) P6.049 P6.049 P6.064 P6.064 P6.049 P6.049 P6.064 P6.064 P6.049 P6.049 P6.064 P6.064
ISL90462WIE627Z-TK (See Note) DEK ISL90462WIH627Z-TK (See Note) DEL
ISL90462UIH627Z-TK (See Note) DEJ
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
ISL90462 Block Diagram
VCC
Pin Descriptions
6-PIN 1 SYMBOL VDD GND U/D CS RW RH DESCRIPTION Supply voltage Ground/Low terminal Up - Down Chip select Wiper terminal High terminal
UP/DOWN (U/D) CONTROL AND MEMORY DEVICE SELECT (CS)
RH
2 3 4
RW
5 6
GND (GROUND)
GENERAL
2
FN8230.3 October 7, 2005
ISL90462
Absolute Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C Voltage on CS, U/D and VCC With Respect to GND. . . . -1V to +7V Lead Temperature (soldering 10s) . . . . . . . . . . . . . . . . . . . . . . 300C IW (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6mA Power Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1mW
Recommended Operating Conditions
Temperature Range (Industrial) . . . . . . . . . . . . . . . . . . -40C to 85C VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7V to 5.5V
CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Potentiometer Specifications
SYMBOL RTOT
Over recommended operating conditions unless otherwise stated. TEST CONDITIONS W version U version T version MIN 8 40 80 0 Ref: 1kHz -120 600 0.6 1 RH(n)(actual) - RH(n)(expected) RH(n+1) - [RH(n) + MI] 35 See Equivalent Circuit 10/10/25 32 1 0.5 TYP (Note 4) 10 50 100 MAX 12 60 120 VCC UNIT k k k V dBV mA Taps MI (Note 3) MI (Note 3) ppm/C pF
PARAMETER End to end resistance
VR
RH, RL terminal voltages Noise
RW IW
Wiper Resistance Wiper Current Resolution Absolute linearity (Note 1) Relative linearity (Note 2) RTOTAL temperature coefficient
CH/CL/CW NOTES:
Potentiometer capacitances
1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = (RH(n)(actual)-RH(n)(expected)) = 1 Ml Maximum. n = 1 .. 29 only 2. Relative linearity is a measure of the error in step size between taps = RH(n+1)-[RH(n) + Ml] = 0.5 Ml, n = 1 .. 29 only. 3. 1 Ml = Minimum Increment = RTOT/31. 4. Typical values are for TA = 25C and nominal supply voltage.
Equivalent Circuit
RTOTAL RH CH CW CL RL
RW
3
FN8230.3 October 7, 2005
ISL90462
DC Electrical Specifications
SYMBOL ICC ISB ILI VIH VIL CIN PARAMETER VCC active current (Increment) Standby supply current CS input leakage current CS, U/D input HIGH voltage CS, U/D input LOW voltage CS, U/D input capacitance VCC = 3V, VIN = GND, TA = 25C, f = 1MHz 10 Over recommended operating conditions unless otherwise specified. TEST CONDITIONS CS = 0V, U/D = fclock = 1MHz and VCC = 3V CS = VCC, U/D = GND or VCC = 3V VIN = GND to VCC VCC x 0.7 VCC x 0.3 0.3 MIN TYP (NOTE 4) MAX 25 1 1 UNIT A A A V V pF
Timing Specifications
SYMBOL tCU tCI tIC tlL tlH fTOGGLE tSETTLE U/D to CS setup CS to U/D setup CS to U/D hold U/D LOW period U/D HIGH period
Over recommended operating conditions unless otherwise specified PARAMETER MIN 25 50 25 300 300 1 1 TYP (Note 4) MAX UNIT ns ns ns ns ns MHz s
Up/Down toggle Rate Output settling time
CS tCU tIL U/D tCI tIH tSETTLE tIC
RW
FIGURE 1. SERIAL INTERFACE TIMING DIAGRAM, INCREMENT
4
FN8230.3 October 7, 2005
ISL90462
CS tCU tIH U/D tCI tIL tSETTLE RW tIC
FIGURE 2. SERIAL INTERFACE TIMING DIAGRAM DECREMENT
Pin Descriptions
RH and RW
The ISL90462 contains a digital potentiometer with one terminal tied to the ground pin (GND) of the device. The RH pin is the other potentiometer terminal, and the RW pin is the wiper terminal. The position of the wiper is controlled by the CS- and U/D- inputs, with a movement "up" connecting the wiper closer to the RH pin, and movement "down" connection the wiper closer to the GND pin.
Principles of Operation
There are two sections of the ISL90462: the input control, counter and decode section; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper. The RH and RW terminals are uncommitted, and can for a variable voltage divider if RH is connected to a voltage source. The direction of the wiper movement is defined when the device is selected. If during CS transition from High to Low the U/D input is LOW, the wiper will move down on each rising edge of U/D toggling. Similarly, the wiper will move up on each rising edge of U/D toggling if, during CS transition from High to Low, the U/D input is High. The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme. If the wiper is moved several positions, multiple taps are connected to the wiper for tSETTLE (U/D to RW change). The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.
Up/Down (U/D)
The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented.
Chip Select (CS)
The device is selected when the CS input is LOW. The current counter value is stored in volatile memory when CS is returned HIGH. When CS is high, the device is placed in low power standby mode.
5
FN8230.3 October 7, 2005
ISL90462 Small Outline Transistor Plastic Packages (SOT23-6)
0.20 (0.008) M C L b e C VIEW C
P6.064
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE INCHES SYMBOL MIN 0.036 0.000 0.036 0.012 0.012 0.003 0.003 0.111 0.103 0.060 MAX 0.057 0.0059 0.051 0.020 0.018 0.009 0.008 0.118 0.118 0.068 MILLIMETERS MIN 0.90 0.00 0.90 0.30 0.30 0.08 0.08 2.80 2.60 1.50 MAX 1.45 0.15 1.30 0.50 0.45 0.22 0.20 3.00 3.00 1.75 6 6 3 3 4 NOTES -
6 C L 1
5
4 C L E E1
A A1 A2 b b1
2
3
e1 C D C L
c c1 D E E1
SEATING PLANE -C-
A
A2
A1
e e1 L
0.0374 Ref 0.0748 Ref 0.014 0.022
0.95 Ref 1.90 Ref 0.35 0.55
0.10 (0.004) C
L1 L2
0.024 Ref. 0.010 Ref. 6 0.004 0.004 0o 0.010 8o
0.60 Ref. 0.25 Ref. 6 0.10 0.10 0o 0.25 8o Rev. 3 9/03 5
WITH PLATING c
b b1 c1
N R R1
NOTES:
BASE METAL
1. Dimensioning and tolerance per ASME Y14.5M-1994.
4X 1 R1 R GAUGE PLANE SEATING PLANE C L1 4X 1 VIEW C L
2. Package conforms to EIAJ SC-74 and JEDEC MO178AB. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. 4. Footlength L measured at reference to gauge plane. 5. "N" is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only
L2
6
FN8230.3 October 7, 2005
ISL90462 Small Outline Transistor Plastic Packages (SC70-6)
0.20 (0.008) M C L b e C VIEW C
P6.049
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE INCHES SYMBOL A MIN 0.031 0.000 0.031 0.006 0.006 0.003 0.003 0.073 0.071 0.045 MAX 0.043 0.004 0.039 0.012 0.010 0.009 0.009 0.085 0.094 0.053 MILLIMETERS MIN 0.80 0.00 0.00 0.15 0.15 0.08 0.08 1.85 1.80 1.15 MAX 1.10 0.10 1.00 0.30 0.25 0.22 0.20 2.15 2.40 1.35 6 6 3 3 4 NOTES -
6 C L 1
5
4 C L E E1
A1 A2 b b1 c
2
3
e1 C D C L
c1 D E E1
A
A2
A1
SEATING PLANE -C-
e e1 L L1
0.0256 Ref 0.0512 Ref 0.010 0.018
0.65 Ref 1.30 Ref 0.26 0.46
0.017 Ref. 0.006 BSC 6 0.004 0.004 0o 0.010 8o
0.420 Ref. 0.15 BSC 6 0.10 0.15 0o 0.25 8o Rev. 2 9/03 5
0.10 (0.004) C
L2 N R R1
WITH PLATING c
b b1 c1
NOTES:
BASE METAL
1. Dimensioning and tolerance per ASME Y14.5M-1994.
4X 1 R1 R GAUGE PLANE SEATING PLANE C L1 4X 1 VIEW C L
2. Package conforms to EIAJ SC70 and JEDEC MO203AB. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. 4. Footlength L measured at reference to gauge plane. 5. "N" is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only
L2
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 7
FN8230.3 October 7, 2005

▲Up To Search▲

Price & Availability of ISL90462

	To Download ISL90462 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .